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ABSTRACT
A transient peak was observed ror MOSFET devices when
measuring the dynamic capacitance versus appLied gate vo1tage ror various conrigurations at 1ow

~requencies.

This

peak is absent ln conventional steady-state ac measurements.
Stnce the peak ts also absent in high grade devices and at
hlgh

~requencies

a possibLe exp1anatlon tn terms

or

state traps is discussed ror the observed phenomena.
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I.

INTRODUCTION

The scope or this document is an investigation of'
MOSFET capacitance using a dynamic capacitance method
discussed by Ditlman1 •

In particular, it is a description

of' a possible mechanism to explain a sharp transient at
turn-on voltage which was observed for various configurations of' the MOSFET.
Conventional measurement of' dynamic parameters is
based on ac impedance measut·ements.

For any two-terminal

network there wtll be a driving point voltage and current.
With an applied de bias and a sinusoidal tnput. the
instantaneous voltage {v) will be

v

= VB1as

Likewise.
1

+

v1

(1)

sin wt

the instantaneous current (i) wttl be

= IBtas

+ It sin wt + I2 cos wt + I3 stn 2wt
{2)

+ I4 cos 2wt + • • •
By applying only a small ac signal such that only a small

range of' a variable is under consideration, a good linear
approxlmatlon results and consequently all harmonics above
the fundamental frequency (\-t) can be neglected.

v = VBias +

v1

Therefore,

stn wt

{3)

And
1

= IBlas

+ 1 1 sln wt + r 2 cos wt

{4)

Br deflnttion. the dynamic resistance (r) is equal to
the stope of the voltage (v) versus the current (1).
r

= dv/dl

(5)

l
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Also by definition, the dynamic capacitance (c)

ts

equal to the slope of the charge (q) versus applied voltage
( v).

c

= dq/dv

(6)

For the steady-state ac case the dynan1ic components
are
( 7)

and
( 8)

Signal detection problems artse due to small ac currents
if significant nonltneartties require a small applied ac
voltage (V1 } or tf low frequency measurements are required.
Hm·rever,

this general technique or soml3 form of an ac bridge

ts usually used for measuring steady-state, dynamic parameters.
The method developed by Dtllman1 records the transient
charging current (i) due to a pertodtc waveform (v) with
pertod (T) and peak-to-peak amplitude (E).
By deftnt tton

i

= dq/dt =

c

= dq/dv

(9)

{dq/dv)(dv/dt)

but
(10)

therefore
c

= i/(dv/dt)

( 11)

When
{ t-T/4)
v(t) -

{:;

(JT/4-t)

for
for

0

-~

t <
- T/2

T/2. S. t

S T

(12)

3
and
v(t)

=

v(t + T)

(13)

then dv/dt = ±K where the sign depends on the slope or v.
Finally, using this
c

. time-domain "

= ~ = ±(T/2E)

technique

(14)

1

Thls method is intended ror low-loss networks.

A

resistive or loss component will "tilt" the c-v curve.
In the experimental portton or the tnvestlgatton, a
signal proportional to t(t) was connected to the vertical
amplifier or an oscilloscope and the capacitor voltage (v)
was connected to the horizontal amplirier 2 •

The circuit

shown in Figure 1 was used ror remote experimental readings.
It consists or the unknown device (the 'HOSFET

capacitor)~

a triangular generator (Hewlett Packard Model 202A) and a
cathode ray oscilloscope (CRO) with a known input impedance
and two cathode followers.

The first csthode follower

isolates the cable capacitance rrom the resistor (R) while
the second one is used to cancel any stray capacitance by
using a differential input to the CRO.
Figure 2 shows a typical oscilloscope c-v curve for
the MOS device obtained by using
The empirical accuracy of the

II

" time-domain "

time-domain

II

measurements.

measurements

was usually ltmtted by the oscilloscope accuracy.

A

triangular waveform frequency as low as one Hertz gave
usable results but increasing the frequency to

50

or 60

Hertz produced a more practical signal to noise ratio.
This document has six additional parts as follows:

Osotltoscope
Horizontal
(Differenttat)

B+
Osc1t l oecope
DC Y Horizontal
(Different tat)

Unknown

i
l

~L

v

Trtangle
Waveform
Input
E

lM
I

--

= ppv

No Connection

Osc t t t oscope
Vertical
Dtfferentlat
e0 = +
-

2fERC\

tM '>R

f = freq.

<...SKI

t2AT7

B+
Figure t.

AC

'Orily

= 50

to lOOV

Cathode Follower Clrcutt for Measurement of "Tlme-Domaln " Dynamic
Cnpacttance. A Bata~ced System ls Used to Cancel Stray Capacitance
and Noise. {DillmanG)

+:"'"

5

CAPACITANCE
POSITIVE
SLOPE

POSITIVE
VOLTAGE

NEGATIVE
VOLTAGE

CAPACITANCE
NEGATIVE
SLOPE

Figure 2.

II

II

Typical Time-Domain C-V Curves Taken From
Oscilloscope and Cathode-Follower Ctrcutt.
Horizontal Scale = 2.0 volts/dtv, Verttca~
Scale= 5.0 p~/div (O.Olv/dtv). (Dillman )

6
(t) Section II is a discussion
III is a comparison of

o~

MOSFET theory; (2) Section

" time-domain "

and conventional

capacitance versus voltage characteristics; (3) Section IV
ls a discussion of properties of surface states on semiconductors; (4) Section V ls a review of literature related
to thermal oxidation and irradiation effects on MOSFET
devices, the effects of surface states and frequency on
MOS capacitance, and a discussion of conduction and
conductance of MOSFET devices; (5) Section VI contains the
results of the investigation along with a possible explanation; and (6) Section VII consists of a summary of the
investigation and some recomnendattons
gattons.

~or

further invest!-

7
II.
A.

MOSFET THEORY

General Theory
Figure 3 shows a cross-section

or

the structure

o~

a

typical n-channel, insulated-gate rteld-errect transistor
(more commonly known as a metal-oxide-semiconductor rielderfect translator or MOSFET) 3 •

Then+ dratn and source

contacts are heavily doped regions which are dirrused into
the p-type high resistivity substrate4.

An insulating layer

(rrequently Si0 2 ) is then grown or deposited over the surrace
and is usually about 1000 A0 thick.

The metal coating on

the insulating layer located above the channel between the
source and drain ts called the gate and essentially rorms a
capacitor with the insulating layer serving as the dielectric.
Conduction ln the }10SFET is due to the £low

or

major~ty

earrtez•s through an induced channel between the source and
drain 5 .

The channel is p-type ror ann-type substrate and

n-type !'or s p--type substrate.

In addition to a p-channel

or n-channel classirication, a fteld-errect transistor may
be rurther classtrted as a depletion or an enhancement
devica.

The depletion MOSFET wtll conduct with zero bias on

the gate and an increase in the magnitude of the gate voltage
wtl t

reduce the drain current.

The enhancem.ent MOSFET is

cut-orr at zero gate bias and an tncrease tn the magnitude
of the gate voltage will increase the drain current.
Figure 3 represents an n-channel, enhancement mode
MOSFET.

The n-channel may be formed ln the p-type semi-

Source

n+

Drain

Gate

He tal
J_nsu}ator
Induced Che.nnel

I
n+

I

p-type Substrate

I

I

'

6
Substrate
Figure 3.

Cross Section of the Structure of an N-Channel, Enhancement Mode
MOSFET.
(X)

9

.

5

conductor by applying a positive bias to the gate •

As a

small positive voltage is applied, negative charges will
leave the metal gate and an equal number

or

negative charges

will be drawn to the semiconductor-insulator surrace which
reduces the nmnber of' holes.
increased until the

II

turn-on

The positive gate voltage is
II

voltage is reached.

Then,

the positive charges in the semiconductor at the insulator
surf'ace will be completely depleted by the induced negative
charges.

If' the voltage is increased even more, the nega-

tive charges will f'orm an n-channel or inverted layer and
the conduction

char~el

ts enhanced as more carriers are

avatlable f'or conduction between the drain and source.
Figure 4 shmo1s the charge distributton near the stl icon surf'ace for an n-channel transistor with a po3tttve gate volt a ge
greater
B.

.

~han

the

II

turn-on

II

6

voltage •

Surf'ace and In s ulator Def'ects
Except f'or the

tage,

~ase

of' very low or very high gate vol-

tn general, the mobility of' carriers in the channel

will not be a !'unction of' the applied gate to substrate
voltage 6 •

The validity of' this assumption, however, will

depend upon the phys teal stl"ucture of the silicon-insulator
tnterf'ace.

The drif't mobility in the channel will be sharply

reduced at low gate voltages tf' there arc many surrace

tra~

ptng states present at the boundary between the two regions.
For an n-channel device, if' the gate is made positive
wtth respect to the substrate, some electrons will be druwn
f'rom the p-type bulk towards the silicon-insulator interf'ace.

--

- -

Depletion
layer

- e - e - e - e - e ee ee e- ee ee -- ee e- ee ee
e e e e e e e e e e e
e e e e e e e e e e
e g e e e e e e e e e

Ionized acceptors only,
no carriers; hence a
depletion layer

G + G + e + e + e +
+ + e + + e + + e +
+ + + +
+ + + +
+
+ + + + + + + + + +
+ + + + + + + + + + + Holes (P-type bulk)
+ + + + + + + + + + +
+ + + + + + + + + +
+ + + +' + + + + + + +
+ + + + + + + + + + +
+ + + + + + + + + + +

e

P-type
bulk

Figure

4.

e

Charge Distribution Near the Silicon Surface.

....
0

11
Most of these electrons, however, will be trapped by surface
traps and are immobilized.

Hence, the effective mobility of

all the electrons in the channel region will be less than the
normal drift-mobility value because of the effect of the
immobile electrons.

If

nt = total number of trapped electrons per cubic
centimeter in the channel region
n = total number of free electrons per cubic centimeter
in the channel region
~

n

=normal drift mobility of electrons in the sub-

strate {where 1/pn = 1/.ulattice - l/).ltmpuri ty)
By definition, since the trapped electrons are immobile
).ltrappe d = 0
Thus. the effective drift mobility in the channel region ts
).leff

n

= .lin n/( n + nt)

Since n/(n + nt) ls always tess than unity the effective
moblllty wtll be tess than the bulk mobility p n •
As the positive gate voltag e is Increased, more and
more electrons will be attracted into the channel regton
and drawn from the p-type substrate.

The remaining trapping

states are quickly filled and the number of free electrons
become much greater than the number of trapped electrons.
As a resu'T_t. for large gate voltages, the effective mobility
will theoretically approach the bulk mobility.

In practice,

however, the effective mobility wilt always be less than the
but k mob it it y.
Drain-to-source conduction will not occur until the
threshold or turn-on voltage is reached.

This is because

12
the

~irst

the

sur~ace.

carriers are attracted into the gap and trapped at
Consequently. there will not be an appreciable

amount of carriers in the channel until most of the trapping
states are
greater

~or

The
voltages.

~illed.

This threshold voltage wilt be even

a p-channet device than an n-channel device.

ef~ective

mobility will decrease again at htgh

6

The gate field is usually over 10 v/cm at high

gate voltages because of the thin gate insulator.

As a

result. the high field acts wlth such force that channel
carriers from drain to source wttt be attracted to the
silicon-insulator boundary and boU11ce off tt continually.
A perfectly smooth interface would conserve carrier
and the carriers would remain unaffected.

momenta~

Usually the bound-

ary ts uneven and imperfect, however, and the rougher and
more disordered it 1s, the more the carrier velocity ts
randomized following collision.

Therefore. another scatter-

ing process results and mobtltty ts decreased just as by
lattice and impurity scattering.
Since the operation of the MOSFET is dependent upon the
formation of a conducting inversion layer at the surface of
a silicon wnfer, it will depend heavily upon the nature of
thts surface.
~rom

In addition, because of the drastic transition

the semtconductor to insulator across the silicon-

silicon dtoxtde interface, many of the bulk parameters used
to characterize the semiconductor may have to be modified.
Only under abnormal conditions is tt possible for an
electron to occupy a state having an energy lying tn the
rorbidden band gap.

Surface electron trapping states are

13
known to have energies that fall within the band gap, and
these states are frequently used in description of MOSFET
ehar&ctertsttcs.

There are two categories of these states

layer states and interface states to a different effect.

and each is attributable

The layer states are the result of ·

tons and molecules absorbed by the thin oxide covering the
surface of a semiconductor and are extremely sensitive to
the surrounding environment such as moisture, temperature
gradients, etc.

White the layer states may occur throughout

the oxide, the interface states occur only at the interface
of the silicon-silicon dioxide boundary.

The interface

states are a function of the quality of the initial surface
and the oxide growth process and are relatively free of the
surrounding environment.

Consequently, any imperfections in

the chemical etching process of the semiconductor of the
MOSFET will be reflected in the quantity of interface states
in that particular region.
Considering the p-type .substrate, the initial inversion
layer for zero gate voltage wilt be more dependent upon any
trapped tonic charge in the oxide than upon the interface
states.

Assuming positive iont.c charges are trapped in the

Si0 2 layer, the resulting charge distribution wtll consist of
free electrons in the inversion layer, ionized acceptors tn
the depletion layer, and a gradual blending into the p-type
bulk.
A semiconductor will have electrons occupying states in
the conduction band and holes (states not occupied by an
eteetron tn the valence band) which are free to move through-

14
out the material when acted upon by an external potential
and they wtlt produce a current.

The Fermi level or a

matertat usually lies in the forbidden-energy gap between
the conduction and valence bands.

When the charges at the

surface or an oxide-coated semiconductor are redistributed,
the position of the Fermi level in that region witt be
arreetad.

The work runction of a material is the amount or

energy necessary to remove an electron with an energy equal
to that at the Fermi level tnto a rree state outside the
material and the work function ror silicon is greater than
that ror silicon dioxide.

As a result, when silicon and

silicon dioxide are brought together to form an interrace,
in order to retain equilibrium conditions, the Fermi level
must remain constant throughout the two regions.

To have

no current flow across the boundary and yet maintain equilibrium, the difference tn work functions must be resolved
Con~e

across the silicon-silicon dioxide interface itsetr.
quently, the band bends at and near the interface.

The band

will always move in such a direction to produce an n-channel
at the surrace of the silicon since the work runction for
silicon is greater than that for silicon dioxide.

The

resulting potential barrier at the interface is just enough
to prevent current flow between the two regions.

Figure 5

shows the resulting band bending caused by the difference

6

in the work functions •

The free-electron energy shown is

not the total energy of any electron moving about in a
vacuum free from external forces but rather is the extra
energy an electron at the Fermi level of a material needs

Free-electron level

Free-electron level

e¢s i.licon =
e¢s 10

____ $z
Ef - -

2

=

--- - -

4.4

-

4. 8

ev

ev

--- ---

8.0 ev.

N region forms at silicon surface
because of difference tn work
functions

~

E

v

Figure

5.

Band Bending at the Slllcon-Slltcon Dioxide Interface Because of the
D1fferenge in the Hork Functions. (e¢ =work function of the material)
(Richman )

,...
\.1\
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before it can free itself from the material.
The extent of then-channel at the silicon surface will
also vary with the work function of the metal gate in addttlon to being a function or the dirrerence in the work functions of silicon and silicon dtoxide.
true for thtn oxides.

This is particularly

Consequently, metals with low work

functions will enhance then-channel at the silicon surface
whtle metals with work functions above that or silicon will
tend to decrease then-channel.
Drain current will vary wlth temperature ror a constant
drain-to-source voltage and gate voltage.

There are two

contributors to this variation:
The mobility of the free carriers in the conducting
channel between the drain and source will be altered wtth
temperature variation.

The moblltty of the carriers in the

channel will be dependent upon the scattering processes and
the mean number of collisions per unlt time.

The number of

collisions will increase as the temperature increases.

As a

result. the average drift velocity will decrease and, hence,
the mobtllty wtll be towered.

Therefore, an increase in

temperature decreases the conductivity by lowering the
mobility and thus decreases the drain current.
However, the presence or surface trapping states which
exist at the silicon-silicon dioxide interface also causes a
current variation.

The energy levels for these states tie

ln the forbidden region between the conduction and valence
bands.

As a carrler moves through the channel, it may be

trapped by one of the surface traps and current will decrease.

17
However, for an increase in temperature, the number of
trapped carriers whtcb are freed increases.
the drain current ts increased.

As a result,

Therefore, an increase tn

temperature increases the conductivity by activating some
of the trapped carriers at the interface.
The two mechanisms act in opposite directions on the
conductivity as a function of temperature.
they ee.n be used to cancel each other.

As a

result~

Since the temperature

dependence of each mechanism is functionally different, an
effort ts generally made to achieve exact compensation near
room temperature which results in good temperature stabll tty
over a wide temperature range.
C.

Capacitance-Versus-Voltage Investigations
Many papers have previously been written descrtbtng

tnvestigattons of steady-state phenomena or MOSFET capacitance as a function of the gate voltage.

Messenger~ al.7,

Mattauch and Lade8, and Zaininger9 have studied the effect
of changes produced by radiation. Hetman and Warfield10 ,
ll
12
Grove et !l· , and Deal et ~·
have shown the dependence
of the c-v characteristics on electrical charge in the oxide
layer caused by impurities.

Sah and Pao13 have studied the

effects of fixed bulk charge on the MOSFET e-v characteristlcs.

Sab and Pao1 4 have also studied the effects of

dlf'fuston current and used the drain voltage as a parameter
for c-v charactertsttcs.

Whelan1 5 and Koot16 have determined

surface state density by analysts of c-v characteristics in
relation to the voltage at which a channel becomes conductive
A

18
in aMOS transistor.

Zaininger and Warfield17 have used

c-v measurements to measure the surface state density and
have shown the effects of exposure to hydrogen and tn addition have discussed the limitations of the c-v method.

Lehovec

~ at. 18 and Grove !! at •1 9 have studied the space-charge
eapacttance of the MOSFET.

Most of the papers have been con-

cerned with the characteristics of the capacitance versus
voltage curve for various frequency ranges. Ntcottian and
Goetzberger 20 , Grove 21 , Roster 22 , Hofstetn and Warfield 23 ,
and

Grove~ at. 19 have shown curves for various frequencies.

Figure 6 shows typical characteristic curves for such
20
investigations
• The capacitance will initially be equal
to the oxide capacitance in the accumulation region.

When

the inversion region begins the capacitance wilt drop to a
minimum.

In general, as frequency is increased the dropoff

in capacitance in the inversion region returns to less and
tess of the value of the oxide capacitance.
Figure 1 shows a curve of normalized capacitance versus
gate voltage assuming no surface states are present 2 4.

In

the inversion regime, curve (t) applies lf the minority
carriers do not reach equilibrium and cannot accumulate at
the surface; curve (2) holds if they can follow the applied
de btas but not the ac signal; and curve (3) holds if the
minortty carriers are able to reach equilibrium by following
the ac stgnat and the applied de bias.
at tow frequencies.

Curve (3} will apply

In the accumulation region,

the capaci-

tance of the MOS structure witt be approximately equal to the
oxide layer capacitance.

As the surface carriers are depleted,
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They Follow the de but not ac Signals; and
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2l

the capacitance wtll drop.
~or

When the bands become bent enough

inversion to set in, the minority carriers will accumu-

late at the interface.

For the low

~requencies.

the mtnority

carriers will follow the applied signal variation and add to
the total capacitance.

Hence, the capacitance will rise and

agatn approach the oxide layer capacitance ror increased
tnverston.

Curve (2) will apply ror high frequencies.

Only

the majority carriers will be able to rollow the applied
signal variation and equilibrium cannot be obtained.

The

capacitance will become practically constant when the surface
ts inverted.

Curve (1) is for a depletion capacitance.

The

capacitance is measured under such conditions that the minority
carriers are unable to accumulate at the surface even in the
inversion region.

A leaky oxide or rapidly switched de bias

rrom the accumulation region to the inversion region and
measurement of the capacitance before the minority carriers
could accumulate at the surrace could bring about such a
situation.

Therefore. this type of analysts corresponds to

the tre.nstent c-v analysts.

The capacitance will keep decreas-

ing as the btas ts increased due to the unlimited increase in
the depletion region width if the minority carriers cannot
accumulate at the surrace.
Figure 8 shows the

e~rects

on the c-v curve of surface

charge interactions which take place in trapping centers
located at the silicon-silicon dioxide interface15 .

The

arrow directions would be reversed to show the effects at
the metal-silicon dioxide interface.
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III.

11

TIME-DOMAIN" AND C-V CORRELATION

There is one significant difference between conventional
steady-state ac measurements and the
ments observed.

II

time-domain

II

measure-

The difference is a pronounced peak tn the

dynamtc capacitance at or near turn-on (threshold) voltage.
The peak occurred for all types of MOSFET devices tested
(p-channel

enhancement~

n-channel enhancement, and n-channel

depletion) but only wtth the terminal connections shown tn
Ftgure 9 and only as the gate voltage went from the off' to
the on condition.
quencles.

The peak was only observed for tow f're-

At higher frequencies,. the transient peak was

absent as the minority carriers were unable to follow the
imposed s 1gnal.
A shift in the voltage at the dq/dv peak of approximately 0.2 to 0.4 volts per decade change in triangle frequency was observed.
mately

t%

A turn-on voltage error of approxi-

difference tn the established value and the value

observed at the time of the peak was noted for a triangle
frequency of 60 Hz when the dynamic capacitance was measured
from the gate to the source with the other terminals open.
Figures tO and ll show typtcat oscilloscope curves for
a p-channel, enhancement mode MOSFET (E500-55}.

The cathode-

follower circuit was tested usl.ng t25 foot triaxial cables
between the instruments and the cathode :follower.

This was

necessary as the tests were performed at a nuclear reactor
and the cables were used :for radiation isolation.

The major

problem encountered was 60 Hz noise caused by inadequate

Capacitance measured from gate to:

Pronounced dq/dv peak at turn-on voltage

drain

YES

source

YES

drain-substrate connected

YES

source-substrate connected

YES

substrate

. NO

dratn-source connected

NO

drain-source-substrate connected

Figure 9.

NO

Table Listing Configurations Which Did Yield the Pronounced Peak 1n dq/dv and
Also Those Configurations Which Did Not Yield the Peak.

f\)

+="
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II

II

Typical Time-Domain C-V Curve Where the dq/dv
Peak Was Observed. The Top Curve ts for Capacitance Measured from the Gate to the Source; the
Next Curve Down ts from the Gate to the SourceSubstrate Connected; the Next Curve is from the
Gate to the Drain; and the Lower Curve is from
the Gate 2 to the Drain-Substrate Connected.
(Dillman )
Cathode-Follower Circuit
Vertical Scale = 5.0 pf/div (O.Olv/div)
Horizontal Scale
2.0 volts/div
Device No. = E500-55
P-Channel Enhancement Device
Epp = 20 vot ts

=

f
R

e0

= 50

Hz
Meg
= 2fRcEPP

=1
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CAPACITANCE
POSITIVE
SLOPE

NEGATIVE
VOLTAGE

POSITIVE
VOLTAGE

CAPACITANCE
NEGATIVE
SLOPE
F igure ll.

II

II

Typical Time-Domain C-V Curve Where the dq/dv
Peak Was Not Observed. The Top Curve is for
Capacitance Measured from the Gate to Substrate,
the center Curve from the Gate to the DrainSource-Substrate Connected, and the Lower Curve
from the 2 Gate to the Dratn-Source Connected.
(Dillman )
Cathode-Follower Circuit
Vertical Scale
5.0 pf/dtv (O.Olv/div)
Horizontal Scale
2 . 0 volts/div
Device No. = E500-55
P-Channel Enhancement Device
Epp = 20 volts

=

f

= 50

R = l

e0

=

Hz
Meg
2fRcE pp

=

grounding.

However, noise problems were not considered in

this investigation.
The capacitance measures how much the charge changes
for a given voltage change.

Since this was a transient case,

the normal depletion capacitance would be expected.

White

it was observed as the device went from the on to the off
condition, there was no normal depletion capacitance as the
devtce went from the off to on condition for certain configurations.

This dif'ference can be seen by comparison of

the depletion capacttance of' Figure 7 to the transient
capacitance of Figure 10.

Figure 7 is for an n-channel

devtce and therefore the curve of Figure 10 (p-channel
devtce) must be inverted for comparison.

The capacitance

went through a maximum at the turn-on voltage.

For a small

change of voltage near turn-on, there was a large change of
current and consequently a large change in charge whereas
before turn-on the charge changed very little for a small
voltage change.

This caused the sharp peak as the capaci-

tance rose to a maximum.

or

On the back side (upward) portion

the peak, there was stilt a positive change in charge for

a small voltage change but not as much as right at turn-on.
The capacitance decreased to a value greater than its original
value.

Then,

just past the turn-on voltage, the capacitance

agatn leveled off as a small voltage change caused a small
change tn the charge although thls change was stilt greater
than the ortgtnat change for a given voltage change.

28
IV.

SURFACE STATES OF SEMICONDUCTORS

Surface states, by definition, are energy levels, of a
large density of localized quantum states at the surface of
a crystal, which are distributed in the forbidden band gap.
The densities may be as great as 101 5 per square centimeter
which is approximately one state for each surface atom tn
the crystal

25 •

These surface states may be caused by departure from
energy bnnd scheme, which was appropriate inside the crystal, due to abrupt termination of trtply-perlodlc potential
inside the crystal.

A further influence on the crystal

properties in a region near the surface may be brought about
by discrete levels caused by foreign atoms or an oxide layer
adsorbed on the surface.
Each surface atom produces one ground level and one
excited level.

Electrons from the valence band fill up

one-half of these levels which leaves a distributed positive charge due to the ionized donors in the surface layer

26

•

A positive charge in the surface layer of a semiconductor must be a distributed charge because only a limited
concentration of ionized donors is available.

However, a

negative charge in the surface layer of a semiconductor
could be considered as a surface charge, since so many
unoccupied states are available for electrons in the conduction band

27

•

The electrons occupying these surface states will greatly influence the electrical properties of the semiconductor

29
because charge neutrality must be maintained in the crystal
which requires any excess charge in the states to be compensated by changes in free-carrier concentration 2 5.
The equilibrium amounts of charge in the surface states
and the semiconductor body are related to the Fermi level.

.

The surface states may be either donors or acceutors and
will bend the energy bands near the semiconductor surface 28 •
Both types have their most positive charge when above the
Fermi level.

Since the effect of surface states appear as

a result of total change of charge present at the interface
for a perturbation of the Fermi level, both donor and acceptor
states will be identtcal 2 9.

The actual number of surface

states must be greater than the surface states charge depending upon thelr location relative to the Fermi leve1 30 •
There are two classes of surfaces to be defined.

The

first is "cleanu where the outer crystallographic planes of
a perfect crystal has no foreign impurities or loc&lized
imperfect tons.

The second is

II

real

II

or surfaces that have

undergone a change from the clean state either intentionally
or by insufficient tsolatton from external effects31 •
There are also two types of surface states, namely,
layer states and interface states.

The layer states artse

from absorbed tons or molecules or even chemical imperfections and are due to the characteristics of the oxide layer
formed by chemical reaction of the element in air.

These

layer states are senstttve to ambient conditions such as
moisture, gases, tonic compounds, etc., to which the semiconductor surface ts exposed.

The Interface states are

30
similar tn behavior to recombination centers.

They occur

at the interface or boundary between the semiconductor and
the oxide layer.

They are independent of ambient condtttons

but reflect the quattty of the initial treatment of the
surface prior to .formation of the oxide layer.

Therefore,

the interrace states are dependent upon the type of chemical
or electrolytic etching treatment to which the semiconductor
is subjectea32.
S1~r.face

slow.

states may further be classified as fast or

Fast states arise from foreign atoms located at the

crystal-at~

or crystal-oxide interface because their occupan-

cy can change rapidly wtth changes in bulk carrier concentration.

That ts,

tf carrier concentration is altered tn the

crystal. the density of charge can readjust in times on the
order of microseconds to attain a new equilibrium.

These

states are probably responstbte for I'ecombinatton transitions
at the crystal surface.

In crystals of silicon, the fast

surface-state density is approxtmatel1 1012 per square centimeter.

Stow states result from transitions from foreign

atoms tn the oxide or at the oxide-air interface out to the
surface s tates.

The charge tn these states may require

several seconds to readjust to equittbrtum.

The stow surface-

state density tn stttcon ts approximately to11 to tol3 per
square centimeter depending upon the type of ambient atmosphere and thickness of the oxide layer 2 5.
Since etching is a process employed in the preparation
of semiconductor surfaces for transistor use, any imperfections beneath the oxtde layer caused by etching could cause

31
departures from surface uniformity and change the densities
and energies or the interface surface states considerably.
However, for properly treated surfaces the number of layer
states is considered greater than the number or interface
states.

Therefore, the tonic charges trapped in the layer

states are the primary cause of any electric charge observed
at the oxide layer3 2 •
The charge density which is localized in surface states
witt be influenced by the origin or the states.

The depth

of the space charge region ts defined as the depth at which
the electric field due to surface-state charges is canceled
by the charge arising from the ionized donors.

The sign

Of the majority carriers in the bulk of the semiconductor
and the sign and magnitude of the surface charge will distinguish various situations.

Of particular significance

could be negatively charged surface states on an n-type
crystal or positive charged surface states on a p-type
crystal 2 5.
There are essentially three different circumstances:
accumulation layers, depletion layers, and inversion layers.
Accumulation layers are formed when shallow acceptors occur
on p-type semiconductors and result in an excess of holes
within the semiconductor near the surface.

Depletion layers

are . formed when a small number of donors occur on a p-type
semiconductor which tends to bend the energy bands slightly
and hence deplete holes near the surface.

Inversion layers

are form 6 d when a large density of surface-state donors can
cause the accumulation of electrons in a thin layer near the

32
surrace of the p-type semiconductor 28 •
As discussed before, surface charge neutrality must be
preserved by redistribution of charges.

If a net negative

charge results 9 holes must be attracted from the semiconductor bulk.

The Fermi level in the bulk must be adjusted to

compensate for the new carrier distribution in the region.
As the surface is approached, the semiconductor conductivity
reverses from n-type to p-type as the Fermi level is now
closer to the valence band at the interface3 2 •
It is believed that capture probabilities of the interface states are many orders of magnitude greater than those
of the layer states.

Therefore, recombination at the inter-

face centers ts prtmerily responsible for recombination or
surface carriers.

The surface recombination velocity is

defined as the number of carriers recombining per second per

untt surface area divided by the excess concentration above
the value of equlltbrtum at the surface.

Its magnitude is

therefore dependent upon the same considerations for the
surface as is the bulk lifetime tn the semiconductor interior.
Thus. the surface recombination velocity is dependent upon:
the degree of occupancy of the interface states; the density
of the interface states; the energy of the states; the
capture probabilities; and the surface concentration or the
holes and electrons.

It will also be arfected by the nature

of the oxide layer since the oxide layer determines the rree
carrier distribution at the surface due to band bending ror

32

a given interface state density and energy

•

Since surface states are unfitted orbitals or dangling

33
bonds, they act as acceptor type states by trapping bulk
electrons and forming a p-type conducting layer.

The adsorp-

tion of gases which can bond covalently with these unfilled
orbitals will strongly affect the electrical properties of
the surface such as conductivity.

It is found that the

conductivity of a clean surface is large but chemisorption
of oxygen witt decrease it by two or more orders of magnitude33.
If the surface states are filled to a considerable
degree with minority carriers, the conductivtty witt be
decreased and varied inversely with time for an applied
potential.

When the space-charge layer is depleted, the

relaxation ttrne is found to be proportional to the induced
charge34.

The relaxation time in the states is a measure of

hol<r rapidly the charge redistributes itself if equilibrium
conditions are disturbed.

The relaxation time can be acceter-

ated by tight, heat, or exposure to electrons and tt has been
shown that gaseous tons and

elect~ons

are the main cause of

radiation surface effects on semiconductors 3 S.
It is possible to determine the density and energy of
surface states and effective cross section for capture of
the majority carriers from the dependence of field-effect
relaxation on the applied electric field and the surrounding
temperature.

It ts also noted that establishment of equil-

ibrium is generally much faster when the number of holes in
the space-charge layer ts greater than their equilibrium
value as compared to the case where the number of holes ls
34
less than their equilibrium value •

34
There wilt also be a surface state capacitance due to
the presence of the surface states.

The effect of this

capacitance must be considered and the total effective
capacitance of the semiconductor witt be equal to the sum
of the surface state capacitance and the semiconductor body
capacitance

28

•
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V.

A.

REVIEW OF LITERATURE

Investigation or Thermally Oxidized Surraces
Atalla

36

investigated the silicon-silicon dioxide system

where the oxide was produced by thermal oxidation.
types

or

Two

rast surrace states were observed, acceptor-type

states (neutral when unoccupied and negative when occupied)
and donor-type states (neutral when occupied and positive
when unoccupied).

The acceptor-type states were associated

with vacancies due to interrace mismatch between the silicon
and ox!de.

The donor-type states were associated with

impurities that may be Introduced by pre-oxidation treatment
or by outdifruston from the silicon crystal to the siliconoxide interface during oxidation. The following distribution
was obtained: 10ll acceptor states/em2 at about 0.4 eV
below the center of the gap; 1010 donor states/cm2 at higher
than 0.3 eV above the center

or

the gap; and a nonuniform

distribution near the center or the band with a low density
of about l0 9 /cm2v.
effects

or

For thermally ~xtdtzed silicon the usual

slow states were absent.

During growth of an

oxide on a semiconductor surface, the doping impurities
could undergo a redistribution in the semiconductor in a
region near the surface.

The extent of this redistribution

(pile-up or depletion) depends on the se g regation coefficient of the impuri t y at the semiconductor-oxide i nterface,
tts diffusion coefficients in both the semiconductor and the
oxide. and on the rate and time of oxidation.

The redtstrt-

button of acceptor and donor tmpurtttes durtng thermal oxida-

36
tion o~ silicon was also investigated by Grove!! a1. 11 and
it was shown that the pile-up of impurities had a less pronounced

ef~ect

than the depletion

o~

impurtttes.

Zaintnger and Revesz3 7 studied the influence o~ oxidation rate and heat treatment on the stltcon surface potential
in the Si-Si0 2 system.

It was found that thermal oxtdatton

of stltcon resulted in a nonuniform distribution of defects
ln the oxide and tn a Si-St0 2 interface characterized by a

certain disorder.

The silicon surface potential was deter-

mined by the defect structure of the oxtde and phase boundary.
Htgh temperature postoxidation treatment was
to a redistribution of the oxtde
of the interface.

de~ects

~ound

to lead

and rearrangement

MOS capacitance measurements were used

to determine the density of the charged oxide and interface
states.

The density of surface states had two contributors.

One depended upon the oxidation rate and the states were
located between 0.1 and 1.0 eV above the stltcon valence band.
The other was independent of the oxtdatton rate and the
states were higher than 1.0 eV above the silicon valence band.
Annealing in helium was found to decrease the density of
surface states.

The ftnal distribution of the surface states

was independent of the silicon surface potential.
An investigation of instability and charge motion in

.

MOS structures was made by Hofstetn
instability consisted

o~

the motion

tons and that interface trapping

38

•

It was shown that

o~

positively charged

e~~ects

played a consider-

able role in determining the transient behavior.

For ther-

mally grown, undoped silicon oxides, the do.mtnant mechanism

37
or tnstabtltty was the tons initially located in the oxide
near the oxtde-metat interface.

The trapping at the inter-

face for positive apptted voltage generally obscur6d the
dirference between the vartous tons.

The recovery of these

tons back to the oxtde-metat interface was related to the
true ton behavior tn the oxide due to weaker trapping at the
oxtde-stttcon interface.

The trapping could be min tmized by

thermal oxidation and annealing techniques.

The minimiza-

tion was a result of a high degree of interface order and
consequently a very tow surface state density.
Hetman and Warfietd10 investigated the effects of oxide
traps on HOS capacitance.

They studied trapping of electrons

and holes at a semiconductor surrace by traps located tn the
oxide adjacent to the semiconductor.

The effective capture

cross section or an oxide trap for a carrier at the semtconductor surface was reduced by a factor which increased
exponentially with the distance the trap was located from
the interface.

rr X is the depth to which traps can be
m
fitted, it is possible for X to be zero over a range of
m
surface potential for a wide band-gap material. As a

result, tt ts impossible to alter even the interface state
occupations tn several minutes if the Fermi level is near
the center of the forbidden gap.

They concluded that very

tittle information about the energy distribution and capture
cross section of the oxide traps could be obtained from
analysis of MOS capacitance curves.
Koott6 investigated the influence of heat treatments on
the charge distribution white considering the number of

38
sur~ace

states in the St-Si0 2 system.

that near the interface

o~

The studies showed

thermallv
. oxidized silicon a

number or centers can be present.

They acted as electron

or hole traps depending on the electron and bole concentrations in the silicon near the

sur~ace.

Their presence was

most marked when oxidation or other beat treatment is
carried out ln a dry environment • . Both water and hydrogen
tended to greatly re.duce the l.r number.

Since the

sur~ac e

states were probably unsaturated silicon bonds, Si-H bonds
were

~ormed

near the

inter~ace

so they were no longer able

to capture holes or electrons.

Deal~ a1. 12 investigated thermally oxidized silicon
sur~aces

using MOS structures.

The MOS technique employed

allowed the study of the capacitance
sur~ace

as a

~unction

o~

o~

the semiconductor

the applied normal electric

~ield.

Its essence lies tn a comparison between an idealized theory
and experimental observations.
characteristics
were studied.

o~

The overall electrical

the thermally oxidized silicon surrace

They showed that the charge in the surface

states was practically independent of the surrace potential
and that it was positive

~or

both n-and p-type sll!con.

For

a care~ully prepared structure, it was approximately 2 x 1011
-2
em
and was essentially independent or the oxide thickness
and concentration of boron in the p-type samples.
tigation also included the

ef~ects

The inves-

or measurement frequency,

illumination, and temperature on the space charge capacitance
or an inverted

sur~ace.

face state density

~as

The order or magnitude lower or surfound to be or important significance.

39
12

They contended that a large part or the 10

em

-2

or so

surrace states round earlier might have been associated
with the particular fabrication methods employed instead of
being a
B.

~undamental

property of the oxide-silicon interface.

Effects of Irradiations
Kooi 16 atso studied the

silicon.

o~

MOS Structures

ef~ects of irradiation on oxidized

He found that irradiation

o~

oxidized silicon by

X-rays or ultraviolet light caused charge redistributions
which could be accompanied by the formation of new centers.
The latter effect was more pronounced when hydroxyl groups
were supposed to occur in the oxlde.

For these cases, the

irradiation could cause the disappearance of the n-type
inversion layer on the p-type silicon, especially when X-ray
irradiation was followed by ultraviolet lllum1natton.
Mattauch and Lade 8 used MOS capac 1 tors to determine
surface state density vartattons due to gamma radiation.
It was found that the value of negative bias for which a
minima in capacitance occured decreased for p-type silicon
as the amount of irradiation increased.

or

Hence, the amount

negative bias necessary to cause a depletion layer was

decreased.

It was found that between a surface potential of

0.06 and 0.27 eV the surface state density increased as the
gamma radiation was increased.

At 0.3 eV and 0.048 eV it

appeared that new trapping levels were created but these
levels were destroyed after more radiation.
R0

,

After

5.5

x

105

the change 1n surface state density from one curve to the

next for a given value of surface potential was greatly

40
decreased.

or

The electron bombardment
by Zaininger9 •

MOS capacitors was studied

The c-v curves were obtained immediately

arter bombardment.

The efrect

or

the bombardment was deter-

mined by the MOS capacitance method.

The units selected

showed no appreciable surface states prior to bombardment.
The bombardment resulted in a parallel translation

or

the

c-v curves towards more negative voltages indicating introduction

or

a positive charge somewhere in the oxide.

Born-

barded samples were extremely stable at room temperature and
under various ambient and bias conditions.

Isochronal

annealing did result in a parallel shirt of the c-v curves
to the right indicating a reduction in the positive oxide
charge.

The conclusion was that the electron beam inter-

acted with the gate and/or the oxide to form a cloud of
electrons within the
observed effect.

sto2 •

These electrons then caused the

They broke silicon-oxygen bonds and thereby

generated electron-hole pairs in the oxide.

The electron

either moved orr the oxide or recombined with holes.

The

holes diffused into the oxide and many of them were captured
into stationary traps and gave riso to the observed positive
charge.

Holes that were not trapped were neutralized at

either the metal or silicon.

Bias during the bombardment

infLuenced the spatial distribution of the trapped holes.
Temperature annealing simply excited the holes out of

the~

traps and they recombined wlth electrons at either or both

or

the interfaces.
Zaininger3 9 further discussed the irradiation of metal-

41
insulator-semiconductor (MIS) capacitors with htgh energy
electrons.

He concluded that the matn crrect tn subjecting

MIS structures to ionizing radiation was the generation
or electron-hole pairs by breaking bonds.

The radiation

sensitivity or MIS structures was dependent upon the defect
structure or the insulator and thus on the method or rabrtcatton and annealing and/or ambient temperatures.
Collins and Sah40 investigated the errects or X-ray
trradtatton on MOS characteristics.

The report showed that

X-rays generated rrom an electron gun caused reversible
damage both near the oxtde-stlicon interrace and in the bulk
silicon or the MOS structure.

The c-v curves did not change

shape arter treatment but dtd shtrt toward more postttve
voltage.

Neither the interrace states nor the bulk conver-

slon was stable at room temperature and both were observed to
anneal out arter storage.

However, the voltage change or

rtxed oxide charge created by the irradiation was stable.
Messenger et

!1· 7

observed the displacement damage tn

MOS transistors produced by neutron trradtatton.
damage mechanisms were identirted:

Three

an increase tn net sur-

face state density; a decrease in substrate resistivity; and
a decrease in carrier mobility in the channel.

The surrace

errect was dominant although the bulk resistivity errect
became increasingly important as the substrate resistivity
was decreased.

For both enhancement and depletion devices,

an increase in positive charge density appeared in the
oxide region.

They postulated that the observed increase

in positive charge density was due to creation of mobile
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positive tons. and the net accumulation rate was decreased
ror increased rlux because of a difrusion or recombination
process competing with the creation process.
Hughes4l investigated the

sur~ace

efrects of space

radiation on silicon devices using an MOS structure.

Using

the capacitance versus voltage characteristics or irradiated
MOS transistors lt was

con~irmed

that a major contribution

to the radiation-surface degradation ln silicon planar
devices was the buildup of a positive space charge in the
silicon dioxide rtlms covering the silicon-device

sur~ace.

The space charge was mobile and able to drirt by motion
ln an electric field.

The positive charge could be accumu-

lated at certain areas

o~

the surrace causing the silicon

eurface to have a tendency to go n-type.

c.

Errects of Surface States on MOS Structures

An investigation of surface states at a Si-Si0 2 inter~ace was performed by Terman 2 9. He round that the density
or states could increase the capacitance of aMOS device
and also affect the proportion of the applied voltage which
appeared across the silicon.

Hence, the distribution and

location of the states could be determined by comparison of
a theoretical (without states) and an experimental capac!tance versus voltage curve at high frequency.

The investi-

gation disclosed the relaxation time of the charge in the
states by measuring how rapidly the charge redistributed
ttsel~

when disturbed from equilibrium conditions.

constant

~or

charging and discharging the states was

The time
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accompanied by an energy loss.

For a disturbed potential

at the silicon sur£ace, the total charging current to the
silicon sur£ace had two components, one to charge the depletion region in the silicon and one to charge the sur£ace
states.

Since the e££ect or both donor and acceptor states

was identical, it was possible to assume onty donor states
present and all states above the Fermi level were essentially
empty and all below were essentially occupied.

The e£fect

of varying bias shi£ted the value or the potential at which
the Fermi level intersected the sur£ace or the silicon.

The

capacitance due to the surface states was indirectly a £unction of the applied bias voltage as the distribution of
surface states and their time constants were not uniform
with depth in the energy gap.

At high frequencies, the time

constant was too long to permit charge to move in and out or
the states in response to an applied signal.

At low £requen-

c1es, all the surface states af£ected by the applied signal
were able to give up and accept charge in response to the
signal.

Consequently, at low frequencies,

the surface state

capacitance added directly to the depletion capacitance and
the result was a higher total capacitance.

The increase in

capacitance due to the sur£ace states arose from the states
being located at the silicon surface and thus represented a
source of charge closer to the metal layer than the charge
1n the depletion region.

The surface states shi£ted the

capacitance-voltage curve horizontally an amount depending
upon the density and location or the states even if £requency was too high £or the states to contribute their charge
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to the capacitance.

This shtft was equal to the amount of

increased voltage drop in the oxide whtch resulted from the
additional ftold tn the oxtde caused by the density of
positive charge at the Si-Sto 2 interface wbtch was due to
the empty surface states lytng above the Fermi level for a
given bias.

An induced inversion layer of charge in silicon

was created for htgher applied voltages.

In thts region,

there was a large increase in charge for a small increase in
voltage.

Hence, the presence of the induced inversion regton

virtually eliminated any capacitance change wtth voltage
since the depletion regton changed wtdth only sl tghtly for
increased voltage.

Therefore, the capac t tance-vol tage curve

had an almost flat region.

The dtstrtbutton of surface

states was found to be continuous and had tts highest peak
about 100 mV above the posttton of the Fermt level at the
stltcon surface when there was no voltage drop across the
stltcon.

The time constants of the states extended from
10 -8 sec. to longer th~~ 10 -2 sec. The states located at
deeper energy levels tended to have longer time constants
but some states tn the htgh density of states region also
had long ttme constants.
Lehovec

~

al.

18 used a fteld-effect-capacttance analysis

of MOS structures to investigate surface states on stltcon
in much the same manner as Terman.

The study showed that

htgh frequency capacitance measurements on MOS structures
are a tool for obtatntng information on stgn and magn itude
of charge in the surface states.

It was possible to deter-

mine the dtstrtbutton of surface charge on energy levels tf

4S
the surrace charge was assumed to have no patchy dtstrtbutlon.

The study tndtcated a quast-conttnuous spectrum of

surface states wtth _a density or approximately l
2

states/em

eV in the range 0.2 to

o.e

x 1012

eV above the valence

band ror both p-type and n-type samples and a total density

or

1.7 x1o12 states/cm 2 •
22
Roster
used an epitaxtally-rormed junction diode to

study the surrace recombination velocity and surrace state
characteristics of Si-8i0 2 interraces.

The study used

capacitance-voltage characteristics to show that the surrace
states exhibited a quasi-continuous energy distribution.
The denstty of surrace states on both

n-t~e

and p-type

surraces was comparable and varied from approximately

5

x 1012 to

S

x 101 3 states/cm 2 /eV.

The n-type surfaces

exhibited donor levels lying in the range

0.15

0.45

to about

or

approximately

eV above the valence band while the p-type

surfaces showed acceptor levels tying in the range of approximately

0.15

to about

0.45

eV below the conduction band.

Surface recombination velocity was found to be strongly
dependent upon the surface potential and hence determined by
the surface state density.

The maximum value for the sur-

face recombination velocity was found to vary rrom 3 x 10 3
to l

o4

em/sec.

Zainlnger and Warfield4 2 investigated the hydrogen induced sur£ace states at a 8i-8i0 2 interface using the M08
capacitance method.

As they stated, the effect of surface

states on M08 capacitance should both shift the MOS characteristics along the voltage axis and lf the surface states
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were capable

or

rollowing the applied signal, the MOS

capacitance should also be raised.

The study showed that an

inversion layer capacitance was formed when the unit was
exposed to hydrogen at elevated temperatures.

However, tt

was round to be an external inversion layer (in the region
surrounding the metal electrode).

Consequently, minority

carriers could move into the surface under the metal electrode
when the bias catted ror minority carriers in this region.
There was no shift along the voltage axis and therefore the
number

or

states that could rotlow at the given rrequency

(l kHz) was not increased nor was the minimum capacitance
altered.

Furthermore, the voltage needed to remove the

majority carriers from the surface and initiate the depletion
layer was not changed.

As a result, the exposure to hydrogen

dld not alter the surrace potential nor the properties of the
silicon surrace under the metal electrode.

Figure 12 shows

the dependence of MOS capacitor characteristics on temperature and exposure to hydrogen.
Nicoltian and Goetzberger

20

studied MOS capacitors to

explain characteristics in the depletion-inversion range.
The investigation was concerned with the case where the
entire surrace

or

the semiconductor was inverted by charges

in the insulator and the rrequency was too high ror minority
car~ters

to rotlow.

Lateral ac current was used to explain

ton migration along the oxide surface under de btas.

The

ton migration was separated rrom true changes in charge
density within the insulator.

The investigation concludes

that the simple MOS structure is a useful tool ror measuring
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the total surface-state charge density in the St-sto2 system
as a function of device processing.

The measurement can be

done wtth a minimum of disturbance to the surface states.
Gray and Brown43 studied the density of Si-Si02 interface states.

The observations showed that the number of

states depended strongly on both surface orientation and the
amount of water in the oxygen when the oxtde was grown.
cases suggested that these were defect states.

Both

The decrease

tn number caused by addition of water might be due to the faot
that water components increased the surface mobility at the
interface and towered the number of defects.

The number of

states near the valence band nearly always equated the nulllber
near the conduction band for any one orientation and set of
growth conditions.

This and the sharply defined bands suggest-

ed that a single type of defect causes both bands of states.
Hence, the number o£ states in either band equated the number
of defects of this type.

The defect levels near the valence

band were positively charged when they had lost an electron
(donors) and those near the conduction band edge were negatively charged when they had gained an electron (acceptors).
The influence of charge interactions on c-v curves in

15 •

MOS structures was studied by Whelan

The study revealed

that both p-type and n-type silicon should give more information about surface states than either would atone.

The

response times of the states were dependent on the type of
stttcon and was on the order of about tO -8 sec.

Heat treat-

ment removed a large number of both types of states.

However,

surface states were still present wtth relaxation ttmes
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smaller than

5 x l0- 8 sec.

Considerable changes tn surrace

properties were evident due to the disappearance or surrace
states.

Hysteresis errects were found tn tracing the htgh

frequency c-v curves.

The efrects were caused by charge

redistributions tn the system due to the voltage across it.
Zaininger 2 4 discussed surface states and their effect on
MOS capacitors.

The oxide capacitance was constant while the

eurrace state capacitance depended upon transitions of electrons and holes between the surface states and the bulk in a
two-step process.

The first was an exchange betvreen the sur-

face states and the conduction or valence bands at the interface while the second was an exchange through the accumulation or depletion layers between the interrace and the bulk.
The time constants for these processes were dependent on many
parameters.

It was found that only those trap states within

a few kT of the average Fermi level could contribute to surface state capacitance.

For trap levels distributed through-

out the oxide, the energy levels of the surface states were
dependent upon both the strength of the electric rield in the
oxide and on the distance they were rrom the interface.

Two

types or hysteresis erfects were observed ror c-v curves.
The ftrst was unstable, dependent on ambient temperature and
moisture, and time, and found only in p-type units.

It dis-

torted the c-v curve grossly for increased bias but wt th no
shirt tn the capacitance minimum.

It was explained by charge

migration of the surrace of the oxide layer.

The second hys-

teresis effect was stable, independent or ambtent, snd resulted
tn a ·horizontel shirt tn the c-v curve to either right or left.
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It was explained by trapping effects at the two interfaces.
Figure 13 illustrates the hysteresis effect due to interface
trapping.
Grove

2t

discussed the effects of surface states on MOS

characteristics.

For surface states with an energy level

near the middle of the

forbidde~

gap, as the surface is

accumulated, the states were lifted far above the Fermi level.
Hence, their probability of being occupied by electrons was
small.

As the surface becomes depleted and inverted, how-

ever, their probability of being occupied by electrons
approached unity as the states were pulled well below the
Fermi level.

The charge in these states varied with the

band bending and surface potential and as a result of this
charge the c-v curve was displaced.

Grove et al.44 investi-

gated this surface state charge and showed that it had the
following properties:

t.

It was fixed and could not be charged or discharged

over a wtde variation of bending of the silicon energy bands.

2.

It was unchanged under condlttons leading to motion

of sodium tons in the oxide, or leading to annealing of
radtatton-tnduced space charges.
).

It was located wtthtn 200 A 0 of the oxide-silicon

interface.
The density Q
of the charge per unit area was not
ss
significantly affected by the oxide thickness nor by the type
4.

or concentration of impurities in the silicon.

5.

Q

was a strong function of the oxidation and
ss
annealing conditions and also of the orientation of the
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sit icon crystal.
The ratto or Qss under a given oxtdatton condition for
silicon oriented along the (llt)~
tions was approximately 3:2:1.
less

o~

(110)~

and (100) direc-

It was found that regard-

the previous history of the sample, Q

as

was deter-

mined solely by the final heat treatment lf sufficient time
was allowed for the sample to reach steady state.

The

results pointed to the role of excess tonic silicon tn the
oxide in the surface state charge origin.

Apparently the

charge was due to excess ionic silicon present in the oxide
during oxidation and waiting to react during the oxidation
process.

The final surface state charge density was found

to be proportional to both the applied field and the initial
density of surface state charge.
Zaininger and Warfield17 investigated the limttattons of
the MOS capacitance method ror the determination of semiconductor surface properties.

It was shown that the method

generally only yields the gross features of the states.

For

traps distributed spatially throughout the oxide, only an
efrective surface state distrtbution could be found.

Hence,

the distribution could be interpreted ambiguously as due to
either traps right at the
both.

interface~

throughout the

oxide~

or

The MOS capacitance consisted of both an oxide capaci-

tance in series wtth the semiconductor capacitance and hence
there was a lower limit on the magnitude of semiconductor
capac! tance that could be measured.

There "torere difficulties

in interpreting measurements in the inversion layer regime
because of dependence on frequency and bias caused by
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conditions

or

the oxide growth.

information near the middle
semiconductor.
ponse time

or

or

The method did not yield
the gap

or

a wide bandgap

This was due to the excessively long resthese states arising from the tow free carrier

concentrations at the surface when the Fermi level at the
surface lies approximately at the middle of the gap.
Hutchins and Lade45 investigated surface charge transients on MIS structures ustng sillcon nltrtde as the insulator.

The c-v shlft along the voltage axis was in a direc-

tion opposite to that explainable by drift

or

positive tons.

This suggested that either holes or electrons were being
emitted from or trapped in deep-lying traps in the forbidden
gap

or

the insulator.

The c-v measurement only gives a

measure or the insulator charge and no tnformatlon about its
origin.

As an example, under a positive gate bias tha

insulator charge may become more negative.

This could be

due to the release of trapped holes within the insulator and
the flow or these holes out of the insulator.

However,

it

could also be due to the injection of electrons into the
insulator from the silicon and their subsequent trapping or
recombination with holes in the insulator.

Which phenomena

was actually present was determined by observation
time behavior of the insulator charge.

or

the

For the investigation,

the former case was assumed and verified provided the hole
traps were either uniformly or exponentally distributed in
energy withln the insulator energy gap.

Trapping sites were

expected to be present in the insulator since tt was not a
perfect crystal.

In thermal equilibrium these traps are
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fitted essentially to the Fermi level.

For an applied

field and the passage of a current, the distribution of
filled traps becomes a function of position in the insulator
since more carriers are trapped.

Most of the trapping will

occur between the thermal equilibrium Fermi level and a new
energy level which can be catted the quast-Fermi level.
The carrier trapping reduces the current and introduces a
new time constant.

The attendant time constants may be

very large as the rate at which carriers can flow into the
insulator and the release processes for deep traps can be
very slow.

The model developed related the butld-up or

release of space charge tn deep traps below the conduction
band tn the insulator to the change in semiconductor surface
charge.

It was assumed that

holes and trapped electrons.

s~etry

would extst for trapped

The c-v curves shifted in a

parallel manner along the voltage axis indicating that there
were negligible changes in the interface surface state charge
at the Si-st 3 N4 interface and only changes in the trapped
charges within the insulator.

In general, the semiconductor

surface charge is related to the interface surface state
charge, the applied bias, and the trapped charge distributed
spatially in the insulator.

For the devices used, the inter-

face surface state charge was found to be practically constant
for a particular MIS device and fabrication procedure and
independent of time for moderate temperature and applied bias.
The semiconductor surface charge due to an applied bias was
essentially independent of time following a short capacitive
charging or discharging transient after a bias change.
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If no energy barrier existed between the metal and the semiconductor, then all thermally released charge would exit the
insulator at the silicon interface and was assumed to not be
retrapped.

It was suggested that the results for a negative

btas would have a different functional dependence on time
although they would be similar but for a shorter time.

For

a positive bias applied for approximately 1000 sec., the
trapped electrons gave a charge density on the order of
1012;cm2 •

This charge was released in only a few seconds

when the semiconductor surface was inverted and a negative
bias applied.

For a negative bias, either electrons can

cross the metal-silicon n!trtde interface or holes can cross
the Si-Si 3N4 interface.

Assuming asymmetrical barriers for

holes and electrons between the silicon and silicon nitride
and a lower barrier for holes than electrons, for a negative
bias, the holes injected into the silicon nitride from the
silicon was the predominant effect.

Normally the traps

were filled to only a small fraction of the total trap
density.

The magnitude of the charge out of the insulator

within a given time depended upon both the trapped charge
and the retrapping mechanism.

The interface barrier affected

the density of free carriers and hence affected the retrapping mechanism.

The preparation parameters were found to

greatly influence the distribution of the traps.
D.

Frequency Effects on MOS Capacitance
Grove

~

!l• 19

presented a simple physical model for

space-charge capacitance in MOS structures.

The model was
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based on the concept that at htgh :frequencies the minority
carriers wtthtn the inversion region acted as fixed charge
and did not contribute to the ac variation of charge with
the semiconductor.

The presence or the minority carriers

did determine the size of the depletion region under a given
de bias and hence showed the space-charge capacitance.
Ho:fstein ~
or the

sur~ace

!1.46

investigated the frequency response

inversion layer in silicon using the MOS

capacitance method.

For a thermally grown oxide, there was

no surface inversion :for an n-type substrate but the layer
became even more n-type while for a p-type substrate an
n-type inversion layer was :formed.

Consequently, the n-type

substrate had no external inversion layer wtth which the
p-type gate inversion layer could exchange charge.

The

response or this inversion layer therefore was determined
by surface and junction generated currents and was found
no higher than the low rrequency limit (50 Hz) or the
measuring equipment.

In general, to obtain a true frequency

response, it was necessary to ensure conductive isolation
:from the surface regions adjacent to the metal gate.
Grove 21 discussed rrequency erfects on the c-v characteristics or MOS structures.

For high frequencies the measured

capacitance was the constant value of the oxide layer alone.
For low frequencies, however, the recombination-generation
rates could keep up with the small signal variation which
leads to a charge exchange in the inversion layer.
11

The

hlgh 11 to "tow 11 :frequency type c-v curve could be brought

about at a given frequency by an increase in the carrier
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recombination-generation rate, for example by an increase
in temperature or by illumination.
Hofstein and Warfietd 2 3 studied the physical limitations on the frequency response of a semiconductor surface
inversion layer.

They proposed a two-dimensional, second-

order model to explain frequency response differences in
complementary units of identical p-type and n-type fabricated silicon devices, and also to explain hysteresis in
bias dependence of p-type capacitance.
an

II

external

II

Their model included

inversion layer, surrounding the gate electrode,

which was produced during formation of the oxide.

The gate

tnve:r>sion layer was coupled to the bulk through this external
layer.

The possibility of charge mi gra tion on the surface

of' the oxide which served to decouple the gate inversion
layer from the external inversion layer explained the
hysteresis in the c-v characteristics.
E.

Conduction and Conductance of MOS Devices
Yamin47 investigated charge storage effects in stttcon-

stltcon dioxide capacitors.

The first part of the experi-

ment involved appl icatton of a series of one-volt steps in
the positive direction with negligible current resulting.
The appl ication of a series of 0.25 volt steps at one minute
intervals in the negative direction did result in a current.
From -l to -3 volts, each negat 1 ve step resulted in a large
transient current which decayed with a time constant of about

15 to 30 seconds.

From -3 to

line arly with voltage.

-4

volts. the current increased

As the voltage stepping was reversed,
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the ltnear portion or the curve was retraced to -2.5 vo ts
a~though

a hysteresis effect was present.

From -2.5 back to

-l vo~ts. a transient positive current resulted ln the dlscbarge or stored charge.

The second part of the experiment

involved the application or a ramp voltage of 0.27 volts per
minute.
duction.

Again. for positive voltages there was little conFrom -l to -3 volts, a transient charging peak of

curren t was o b served while rrom -3 to
current was noted.
the

11

-5 volts an

tl

ohmic II

Upon reversing the scanning direction,

ohmi.c 11 re l a ti ons ht p was retraced to -2. 5 volts and a

discharging peak of current was observed.
In curves for current versus the applied vo tage. the
conduction behavior was discussed in terms of thrl3e voltage
regions.

The only current observed in the first region was

rrom the draining or

previous~y

stored charge.

The second

region was or charge storage and discharge and the spactmon
appeaPed to have a very htgh difrerenttal capacity.
rinal regton was one or
The

o~tc

t1

ohmtc

II

II

or

resistive

II

The

conduction.

current was relatively constant wtth time compared

to the rapidly decaying transi ent

II

charging

II

currents but tt

displayed a much slower polarization type or decay.
passage of large amounts of

II

reslsttve

II

The

current dtd not

enhance the stze or the discharge peak indicating that the
11

charging 11 and "resistive" currents were separate effects.

The charge storage peaks described were essentially

s~etrt

cal around the zero rteld condttton as determined using the
electrochemical potential.

The conduction behavior on the

two sides of the charging peak were considerably different
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as previously mentioned.

Internal polarization resulting in

the charging of the oxide would not require the transfer of
any charge across the boundaries of the oxide.

However,

an~

steady-state conduction through the oxide would involve such
a transfer and would be governed by any rectifying effects
which occurred at the oxtde-semiconductor or oxid e -metal surface.

The rectification at the siltcon-siltcon dioxtde

boundary could be expl.atned tf the spec ies which carried the
II

resistive

II

current were oxide vacanc ies.

There could be a

tow rate of vacancy generation at the silicon-silicon dioxide
bo\L~dary.

Consequently, this would prevent the passage of

postttve current from the silicon to the oxide which would
~esult

tn the anodic growth of the oxide.

However, tt would

not prevent vacancies generated at the othe r electrode from
betng attracted to the silicon by negative applied potentials
resulting in the cathodle reduction of the oxide.

Hence , the

anodic growth of the oxide would require the int erpenetration
of the oxide lattice with that of the silicon crystal, while
the cathodic reduction of the oxtde would require

ont~

the

separation of the silicon and the oxide sublattices.
20
Nicollian and Goetzberger
compare d the conductance
and capacitance of MOS capacitors.

Figure

14

shows the

capacttance and equivalent parallel conductance as a function
of field plate bias for an MOS structure.
has three distinct regions,

The c-v curve

two of high , nearly constant

capa citance and a third region where the capacitance changes
rapidly and goes through a minimum.
a heavy accumulation

la~er

For a negative bias,

ls formed at the si1.lcon surface
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under the ftel.d plate.

Since the layer bas a hi gh charge

density, only the oxide capacitance ls measured.

For reduced

btas, however, charge on the accumulation layer decreases
causing a decrease in the differential capacitance
For a further reduction of bias,
becomes a depletion layer.

~eas ured.

the accumulation layer

The capacitance of this layer

now appears in series wtth the oxide capacitance and reduces
the over-all capacitance.

This range can be influenced by

the fast surface states t>rh!ch can also cause the corresponding conductance peak.

For no sur.face states and at l m-r fre-

quencies, the capacitance curve would return to the oxtde capacitance level.

The capacitance minimum occurs when the net

field (the d tf.ference between the appl ted and surface state
fields) causes the channel under the fteld plate to disappear

= equivalent conductance of the
c
channel beyond the .field plate, and gf = conductance o.f the
or pinch of.f.

De.ftne:

g

channel under the field plate.

The conductance, gf, will

change with applied bias while gc stays constant provided the
potent tal at ong the oxide surface does not change.

When g.f

is zero. the channel under the field plate wlll be pinched
off.

For a further reduction of the field bias towards zero,

gf will increase and allow ac current to flow and cause the
over-all capacitance to approach the oxide capacitance.

When

gf becomes much greater than gc' the measured equivalent
pa1.. allel conductance is bias independent.

The fact that the

et.:lut valent parallel conductance goes through a maximum ts a
consequence of tho combination of the resistance and capac!tance in that region.
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VI.

POSSI~JE

EXPLANATION

Most investigations or MOS capacitance have been concerned with steady-state ac measurements which considered
only a portion of the capacitance versus voltage characteristics whereas this investigation was concerned with the
transient dynamic capacitance.

A charging current was used

to measure the dynamic capQcttance which applies for a
tow-loss or lossless device.

As discussed in the intro-

duction (page 3), an increased capacitance would spread
the c-v curve for a tossless device.
the c-v curve would be tilted.

For a lossy capacitor,

However, neither the conven-

tional steady-state measurements nor the lossy capacitor
theory can explain the transient peak.

Thererore, to fully

determine the cause( s) of the transient peak observed l-rtt l
probably require further investigations of the phenomena.
Tr1is section describes a possible explanation for the transient
peak as a direct result or stow surface states.
Figure t5 shows the shape of the c-v curve for corresponding times.

For a p-channet enhancement device the

electrons witt be the majority carriers and the holes wilt
be the minority carriers relative to the substrate.

Slow

surface states present in the silicon dioxide insulator or
at the insulator-semiconductor interface could thererore
cause the transient peak at the turn-on voltage.

The

tnverston layer would be formed at the turn-on voltage and
a con~equence would be a rapid change tn the surface charge.
This rapid change could be due to either electrons emptying

63
C, + SLOPE

l

2

-10--+------------------------~o-h~-----------------------+--+~o
3

4

C, - SLOPE

2,3
10

5
en

8

t5

0

>

-5
-10
TIME

Ftgure

15.

C-V Curve

Vartous Instances of Ttroe Along
the Triangular Wave~orro.
~or

64
surface traps or holes filling traps.
states generally lie
outer surface4 5 •

~>~itbin

The slow surface

the silicon dioxide or on its

As a result, their slowness ts due to the

difficulty that the carriers experience in penetrating the
intervening insulating layer.

This difficulty encountered

is a direct consequence of the silicon dioxide structure.
The slow surface states could be at a great depth tn the
surface . and have a long time constant 2 9.

Hence, there could

be a gradual filling of the surface traps by electrons (or
emptying of traps by holes) in the accumulation regton.
Bube 4·9 discusses a stnp1_e !nodel for photoconductivity
including trapped electrons.

To describe the model, the

continuity equations for free holes, free electrons, and
trapped electrons are required.

The rate of change of the

trapped electrons with ttme (dnt/dt) is given by:
dnt/dt = ret - gtc + gvt - rtv
Hhere

g

= trapping rate of an electron =
= excitation rate of an electron

gvt

= excttatton

ret

tc
conduction band = ntNcvSnexp(-Et/kT)

n(Nt
from a trap to the

rate of electrons from the valence

band to traps
rtv

= recombtnatton

rate at traps

And
nt - density of trapped electrons
Nc - effective density of states tn the conduction band
v = thermal velocity of a free e\ectron
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Sn = capture cross section for free electrons
Et

= energy

separation between the bottom or the

conduction band and the trapping level
T = absolute temperature
k -- Boltzmann constant
n

= density

or free electrons

Nt = density or imperfection centers
For an n-channel MOS device the net effect of gvt and
1~tv

woul. d be negligible.

Hence

At turn-on. n wilt be small but rapidly increasing.
may be neglected because nt is much less than n.
ret will be relatively large and dominate dnt/d t
turn-on but will decrease as nt approaches Nt.
an

exp~anation

Gtc

Therefore,
just after
This offers

for the transient peak in the capacitance

curve as extra charge will be required by the channel at the
turn-on voltage.

At turn-of'f, however. ret will essentially

be zero and gtc will dominate dnt/dt.

Gtc is directly

proportional to nt and the rate that nt changes is not nearly
as large as tt was at turn-on.

Therefore, the peak wltl be

absent (or negligible) at turn-of'f.
For superior commercial MOSFET devices there is practically no transient at all observed for either polarity2.
This would tend to substant iate the a rgument as superior
devices should have a tower surface state density since the
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density of states is a direct result of device fabrication.
Consequently, an advanced manufacturing process could
minimize or even eliminate the slow states.
A review of the literature showed that the surface
state density could be reduced by increased temperature
annealing and thermal oxidation to the point where the
effects of stow surface states were again negligible due
to the high interface order (Section V-A).

Also, it was

found that increased illumination and irradiation l>routd
tend to increase the density of states and thereby increase
their effects (Section V-B).

Therefore,

it would be necessary

to know the full background of the devices tested to determine what effects to expect.

However,

it is evident that for

a device such as that used in the investigation one should
expect a surface state density (both fast and stow).
Since the trans tent peak was ont y observed for low
frequencies,
are present.

this again indicates that slow surface states
The frequency dependence of the MOS capacitance

is implied in the frequency dependence of the rate of change
of the surface state potential with a change tn the surface
barrier potential 2 4.

Since the small-signal time constant

depends upon the surface barrier potential, the frequency
dependence will be a function of the applied bias.

At tow

frequencies the minority carriers are able to follow the
imposed ac signal whereas at high frequencies the time
constant becomes too tong for the minority carriers to
fotlowl 2 •

As a result, at higher frequencies the surface

state charge can no longer change fast enough for the peak
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to be noticeable.
For an n-channel device, one hysteresis effect was noted
which was unstable and dependent upon ambient conditions and
ttme 24.

S t nee the slow surface states are also dependent on

ambient conditions, this indicates a correlation between the
transient peak and the hysteresis effect.

The hysteresis

effect was observed as the gate voltage was varied from a
positive to a negative value and then back again.

This

effect is explained by charge migration on the surface of
the stttcon dioxide layer.

The charge will migrate on the

surface of the silicon dioxide in the presence of a tangential
el 0 ctric field.

As the gate voltage goes negative, the nega-

ttve charge will appear on the external surface of the silicon
dioxtde along the metal interface.

This is due to the separa-

tion and migration of the charged tons on the silicon dioxide
surface.

The negative charge will tend to deplete electrons

from the external n-type inversion layer.

Following removal

of the negative gate voltage, the charge will be neutralized
by a similar migration process.

The surface migration is a

stow process and the electrons witt be depleted under the
sttrface charge and essentially remove the inversion layer in
that region.

vfuile the surface charge exists, the gate

inversion tayer wtll not be coupled to the surrounding inversion tayer and the response time of the inversion layer will
be determined by the bulk and surface-generated currents.
Generally, this response time is much longer than that for
inver•ston-to-tnverston layer coupling.

Therefore, the

transient peak could be a result of the action of these stow

6tl

surface states tn the unstable region of the hysteresis curve
as the gate voltage goes from negative to positive and occur
at the turn-on voltage of the devtce.
Since the holes are the minority carriers, it would
probably be more logical to assume that the process involved
the filling of surface states by holes to account for the
transient peak.

The actual case could be determined by

observation of the time behavior of the surface charge.
The reason for certain configurations showing the
peak whtle others do not ts because of the rate of equilibrium restoration.

Wtth the substrate connected to either

the source or drain there wilt be a rapid equilibrium path
for the inversion charges.

From the gate to either the

source or dratn there wttl be a tess raptd equilibrium
path and for the remaining configurations there is a slow
path.

Thts ts noticeable tn comparison of the magn itude of

various configurations.

VII.

A.

SUMMARY AND RECOMMENDATIONS

Summary
The dynamic capacitance as a runction or applied vol-

tage ror a MOSFET device was round to have a transient peak
at the turn-on voltage of the device when using
measurements.

11

time-domatn"

The peak was only observed for certain con-

figurations or the device.
MOSFET devices are known to have a surrictent surrace
state density that it is capable or altering thetr bulk
parameters.

Thererore, the conclusion of the investigation

was that for a p-channel device slow surrace states were
present in the insulator or at the insulator-semiconductor
interrace and acted as traps for the minority carriers.

The

traps ware rnptdly emptied of electrons (or filled by holes)
&t the turn-on voltage in the inversion region and then gradually filled by electrons (or emptied by holes) in the
acc~L~~lation

region.

The slow surface states would have just

.t he opposite effect ror ann-channel device.

At high fre-

quencies and ror proper rabrication methods the efrects or
the

slol~

B.

Recommendations ror Further Studies

states could be either mt.nimtzed or eliminated.

·rhts investigation described could be extended ln many
dtfrerent areas.
An tnvestlgatton of the effects or dtrrerent variables
such as temperature or irradiation could further clartry the

.

causes and lead to a better understanding or the transient peak.
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The peak gives a simple but accurate method
mtntng the turn-on voltage on MOSFET devices.

~or

I~

deter-

the

capacit a nce plot was not important a sinusoidal voltage
could be used in place

o~

the triangular

wave~orm.

The peak

would s till occur in the output at turn-on voltage.
it would be possible to obtain a digital print-out
turn-on voltage very

" read "

~ast

Thus,
o~

the

by using the output peak as a

signal for a digital voltmeter connected to the

device.

The capacitance could also be read digitally at

ftx e d devtce ·voltages by monitoring the output voltage wtth
a dtgttal voltmeter.
A

~urther

study of the correlation between the formation

of slow surface states near the silicon-silicon interface
and resulting hysteresis
standing

o~

ef~ects

could lead to better under-

the observed phe nomena.
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